Logic circuit prototypes for three-terminal magnetic tunnel junctions with mobile domain walls by Currivan-Incorvia, J. A. et al.
Logic circuit prototypes for
three-terminal magnetic tunnel
junctions with mobile domain walls
The Harvard community has made this
article openly available.  Please share  how
this access benefits you. Your story matters
Citation Currivan-Incorvia, J. A., S. Siddiqui, S. Dutta, E. R. Evarts, J.
Zhang, D. Bono, C. A. Ross, and M. A. Baldo. 2016. “Logic circuit
prototypes for three-terminal magnetic tunnel junctions with mobile
domain walls.” Nature Communications 7 (1): 10275. doi:10.1038/
ncomms10275. http://dx.doi.org/10.1038/ncomms10275.
Published Version doi:10.1038/ncomms10275
Citable link http://nrs.harvard.edu/urn-3:HUL.InstRepos:26318753
Terms of Use This article was downloaded from Harvard University’s DASH
repository, and is made available under the terms and conditions
applicable to Other Posted Material, as set forth at http://
nrs.harvard.edu/urn-3:HUL.InstRepos:dash.current.terms-of-
use#LAA
ARTICLE
Received 30 Jun 2015 | Accepted 23 Nov 2015 | Published 12 Jan 2016
Logic circuit prototypes for three-terminal magnetic
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Spintronic computing promises superior energy efﬁciency and nonvolatility compared to
conventional ﬁeld-effect transistor logic. But, it has proven difﬁcult to realize spintronic
circuits with a versatile, scalable device design that is adaptable to emerging material physics.
Here we present prototypes of a logic device that encode information in the position of a
magnetic domain wall in a ferromagnetic wire. We show that a single three-terminal device
can perform inverter and buffer operations. We demonstrate one device can drive two
subsequent gates and logic propagation in a circuit of three inverters. This prototype
demonstration shows that magnetic domain wall logic devices have the necessary
characteristics for future computing, including nonlinearity, gain, cascadability, and room
temperature operation.
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T
here is great interest in encoding information in magnetic
materials for future memory and logic1–6. Recent
developments in perpendicular anisotropy materials7,8
and spin Hall effect-assisted domain wall (DW) switching9–11
have reduced the current density required to switch a magnet.
Many groups are working on instantiations of magnetic logic and
memory, for example, ratchet memory12, three-terminal magnetic
random access memory13, majority logic gates14,15, nanomagnetic
logic16 and mLogic17. These devices show promise for future
computing, and work has been done to simulate and build them.
However, so far, little work has shown experimentally veriﬁed
DW-based devices that can perform logic, be used in circuits, and
have a gate-like basic element that can be used to build more
complex circuits.
In this work, we present magnetic device prototypes that are
capable of integration in logic circuits and easily adaptable to the
continuing advances in spintronics materials and scaling. The
device is a memory cell that we adapt to logic. Information is
stored in the position of a DW in a short, narrow ferromagnetic
wire, written using spin-torque transfer18 from pulsed voltage
clocks, and read out using a magnetic tunnel junction (MTJ)19.
The device is nonvolatile and is predicted to scale to
switching energies competitive with ﬁeld-effect transistors1. We
demonstrate that a single device can perform buffer and inverter
operations, one device can drive two subsequent devices and three
devices in series act as a circuit of three inverters. These results
provide a path for realizing spintronic circuits.
Results
Domain wall logic device structure. The prototype is shown
schematically in Fig. 1a,b. It consists of two parts: a ferromagnetic
wire containing a DW and a MTJ. The wire is composed of
sputter-deposited thin ﬁlms on a Si substrate: SiO2 (200 nm)/Ta
(3 nm)/Co40Fe40B20 (t¼ 4 nm)/MgO (1 nm). The CoFeB has
in-plane magnetic anisotropy; while perpendicular anisotropy will
be more energy-efﬁcient in scaled devices1,20, as explored in ref. 1,
for initial prototypes the logic behaviour is independent of
anisotropy type. The MTJ stack is CoFeB (2.5 nm)/Ru (0.8 nm)/
CoFeB (2.5 nm)/Ir20Mn80 (10 nm)/Ta (3 nm)/Ru (7 nm). There
are three terminals: IN, CLK and OUT.
Figure 1c shows a scanning electron microscope (SEM) image
of a fabricated device. The wire width is w¼ 400 nm and is
shaped into a curve to allow initialization of the DW using a
globally applied ﬁeld HI. Micromagnetic simulations predict that
the DW is transverse, see Supplementary Fig. 1. The MTJ sits
under the center electrode. The IN and CLK terminal pads are
5 mm 5 mm MTJs used to contact the magnetic wire, much
larger than the center MTJ. At this size there is negligible
magnetoresistance in the pads due to pinholes in the MgO layer,
so their tunnel junctions are ignored. The estimated series
resistance of the pads is about 100O, small compared with the
wire resistance.
Device operation includes an initialization step, a write step
and a read step. First, m0HI¼ 200mT is applied to initialize the
DW on the left, where m0 is the permeability of free space. This
ﬁeld is large enough to saturate the magnetic moments in H^I,
such that when the ﬁeld is removed a DW is nucleated along the
ﬁeld direction. By having a curved wire, we can set the initial DW
position by choosing the ﬁeld angle. The magnetization is parallel
on either side of the MTJ, and its resistance is low (bit 1, Fig. 1a).
See Supplementary Figs 2 and 3 for ﬁeld-driven device
characteristics. For current-driven behaviour, a 1-ms voltage
pulse is applied to the IN terminal with CLK grounded. It is
theoretically possible to use a three-phase sinusoidal clock to save
energy1,21. If the input current, IIN, is above the threshold current
of the DW, IT, then the current can translate the DW past the
MTJ using current-induced DW motion22, switching the MTJ
to a high-resistance state (bit 0, Fig. 1b). Most likely, the current-
induced switching is a combination of spin transfer torque
and heat-assisted depinning23. IT depends on both intrinsic and
extrinsic pinning of the DW from sources such as line edge
roughness24 and magnetocrystalline defects.
The device can then be read by a voltage pulse applied to CLK
sunk to the input of the next device. The current at the output
terminal, IOUT, will be high or low depending on the position of
the DW, and can be fed into the next device stage. To avoid
damage to the devices at high current density, DW motion is
assisted by a global bias ﬁeld HB, aligned parallel to the initial DW
position. The bias ﬁeld could be eliminated by using a magnetic
material with lower IT, or by scaling the devices to smaller length
scales. Simulations and experiments suggest that the current
density required to depin a DW decreases with wire width to
sub-50 nm sizes1,22.
Single device behaviour as inverter and buffer gates. A single
device can be used as a logic gate when the current at the input
terminal, IIN, is the sum of multiple input currents. Figure 2a
shows an example of a device acting as an inverter, which can be
used to do a two-input NAND operation, with parallel MTJ
resistance RP¼ 23.7O, antiparallel MTJ resistance RAP¼ 25.7O,
wire resistance Rw¼ 1.18 kO and tunnel magnetoresistance
TMR¼ (RAPRP)/RP 100¼ 8.4% (ref. 25). Initialization with
HI sets the MTJ initially in a parallel state (bit 1), with the DW on
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Figure 1 | Logic device cartoon and SEM. (a), Cartoon of the domain wall
(DW) logic device, comprised of a magnetic wire with a DW and a
magnetic tunnel junction (MTJ) to read out the DW position. Right-pointing
magnetic moments are red and left-pointing are blue (grey represents Ta,
brown Ru, and light green IrMn). Magnetization direction is also shown by
the white arrows. The MgO tunnel barrier is shown in yellow. The device
has three terminals, IN, CLK, and OUT. When the wire magnetization is
parallel to the MTJ magnetization, the current at the OUT terminal is high,
representing bit 1. (b), Cartoon showing the DW switched to the opposite
side of the device, representing bit 0. (c), SEM image of a DW-Logic device
prototype, showing the magnetic wire of width w¼400nm and the MTJ
under the center electrode with area 1 mm400nm, also shown in the
inset. Electrodes are coloured in light gold. The initial DW position is shown
by the white arrows. The black arrows show the orientation of the initiali-
zation ﬁeld HI and bias ﬁeld HB. Scale bars, 2 mm (c), 400 nm (c, inset).
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the left as in Fig. 1a,c. A bias ﬁeld m0HB ¼ 3.0mT is then applied
parallel to the DW. We apply a series of 1-ms voltage pulses, VIN,
increasing in 0.05 V steps, to the IN terminal. Each input pulse is
followed by a 100mV d.c. voltage applied to the CLK terminal to
measure the resistance through the MTJ, RMTJ. Between
VIN¼ 3.75V to 3.80V, corresponding to an input current of
IT¼ 3.099mA±0.041mA (with range determined by the voltage
step) and current density JT¼ 1.9 1012 Am2, the DW is
translated across the MTJ, switching the output from RP (high
current, bit 1) to RAP (low current, bit 0).
The current is calculated using the circuit in Fig. 2b (inset),
with the wire resistance represented by Rw¼RLEFTþRRIGHT and
the MTJ represented by a variable resistor RMTJ. For an isolated
device, we deﬁne the input current as
IIN ¼ VINRSþRLEFTþRRIGHT ð1Þ
where RS is the load resistor from the voltage supply. If we read
each device using VOUT, then we deﬁne the output current for an
isolated device as
IOUT ¼ VOUTRSþRRIGHTþRMTJ : ð2Þ
Device stages are pulsed in sequence, where in each stage a
device can also have an input resistor that is tuned to put the
input current in the correct range to read the data from the
previous stage. Thus, if the input current originates from two
logic gates, with output resistances such that the input currents
sum in the subsequent gate, then that device switches from 1 to 0
only when the input current exceeds IT. The resulting transfer
characteristic is in Fig. 2b. The change in the MTJ resistance
modulates the output current by DIOUT¼ 8.96 mA, assuming a
CLK voltage pulse of 3.80V and no external load attached to the
OUT terminal.
Figure 2c shows a device instead acting as a buffer gate. The
buffer is shown for a different device: RP¼ 46.5O, RAP¼ 52.1O,
Rw¼ 1.10 kO, and TMR¼ 12%. The device is initialized the same
as previously. We program it to act as a buffer rather than an
inverter by applying a higher bias ﬁeld m0HB¼ 4.8mT, above the
ﬁeld switch of the reference layer of the MTJ but below that of the
DW, initializing the MTJ in the antiparallel state (bit 0). The DW
switches across the MTJ between 3.96 and 3.97V, or IT¼ 3.441
mA±0.009mA, JT¼ 2.0 1012 Am2. The output switches
from high resistance (low current, bit 0) to low resistance (high
current, bit 1). Across multiple devices, the transfer characteristic
shows a very sharp switch between resistance states, DVINo0.01
V, the limit of our voltage supply. This enables stable 0 and 1
outputs even with TMR¼ 8–20% seen in our devices. At the
switch, DIOUT/DIIN¼ 3.1. In Fig. 2d we plot IOUT versus IIN for
the isolated buffer device with VOUT¼ 3.97V. The change in
current between the 0 and 1 output bits is DIOUT¼ 28.8 mA
assuming no output load.
While DIOUT¼ 28.8 mA is an appreciable difference in current
for stable 0 and 1 bits, the fractional output current change is
DI/I¼ (IP IAP)/IAP¼ 0.3% of the bit 0 output current
IAP,OUT¼ 4.5mA. In an ideal device, DI/I should be maximized
for the best noise margin and potential fanout. Using Equation 2
with ﬁxed VOUT, and assuming that the gate drives a single
subsequent ferromagnetic wire, we ﬁnd
IP ¼ IAP RSþ 2RRIGHTþRLEFTþRAPRSþ 2RRIGHTþRLEFTþRP : ð3Þ
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Figure 2 | Inverter and buffer operation. (a), Transient showing the MTJ resistance and applied voltage pulses between IN and CLK versus time. At 3.80V,
the device switches from low resistance (bit 1) to high resistance (bit 0). (b), Transfer characteristic of IOUT through the MTJ versus IIN across the wire. The
SEM images show the conﬁguration below IT, with the DW position approximated by the red dot and IIN electron ﬂow direction shown by the yellow arrow,
and the approximate DW position after IT. inset, Simple circuit diagram to represent the device, including the wire resistance and the variable tunnel
junction resistance. (c), Transient behaviour showing a buffer operation, plotting RMTJ and VIN versus measurement step as we increase the 1-ms voltage
pulse amplitude in 0.01V steps. This device has similar Rw to the previous device, but slightly higher RMTJ and TMR. At 3.97V, the device switches from a
high-resistance output to a low-resistance output. (d), Transfer characteristic for the buffer. inset, Comparison of this transfer characteristic (right black
curve) to that of another device (left blue curve) with less well matched Rw and RMTJ.
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If we deﬁne the output resistance in the parallel state
ROUT¼RPþRRIGHT and the load resistance RLOAD¼RLEFTþ
RRIGHTþRS, then we can deﬁne a ﬁgure of merit
DI
I
¼ TMRðROUTþRLOADÞ=RP : ð4Þ
Equation 4 shows that the highest noise margin and fanout is
obtained by maximizing the TMR and matching the MTJ parallel
resistance and the resistance of the wire.
Figure 2d (inset) compares IOUT versus IIN of the original
buffer device (black curve) to another tested device with higher
Rw¼ 2.54 kO, RP¼ 12.4O, and TMR¼ 21% (blue curve). Even
though the TMR is higher, since ðROUTþRLOADÞ=RP is also
higher we ﬁnd lower DI/I¼ 0.1%. For a given wire resistivity and
MTJ resistance-area product, we can reduce the ratio between the
wire and MTJ resistances by properly choosing the size of the
wire and the size of the MTJ. Future devices with size optimized
for resistance instead of fabrication constraints are expected
to exhibit a substantially larger percent change in current.
Increasing the MTJ quality to TMR¼ 100–600% (ref. 5) and
choosing the wire and MTJ geometries to match ROUTþRLOADð Þ
and RP would increase DI/I up to 100–600%, and implementing
PMA and spin Hall-induced switching could reduce power
consumption and JT by 100 (ref. 26).
Device variability and reversibility. In Fig. 3a we plot the
threshold voltage, VT, versus HB for three different devices to
assess the variability in VT¼ IT(Rw) and between devices.
The DW depinning voltage is repeatable within ±(0.15±0.1) V
at each bias ﬁeld. This is without externally fabricated pinning,
such as notches27, that can supply more repeatable depinning
at the expense of higher depinning currents. There is a linear
trend within a device, but variation between different devices.
Devices 2 and 3 were fabricated at the same time from the
same 10mm 10mm thin-ﬁlm wafer piece, while device 1 was
fabricated at a different time from a separate wafer piece
and shows higher device-to-device variation in the VT versus
HB slope. Thus, we can conclude that the device-to-device
variation seen in the prototypes arises from variations in
fabrication, for example, electron-beam resist age and etching
rates, and variation in the MgO thickness across the initial 3-inch
diameter thin ﬁlm wafer, which causes variation in TMR across
the wafer.
We can estimate the zero-ﬁeld current density from the
linear trends: device 1VT (HB¼ 0)¼ 6.27 V. Converting
to I with Rw¼ 4.4 kO, we ﬁnd IT (HB¼ 0)¼ 1.4mA and
JT (HB¼ 0)¼ 8.75 1011 Am2. This is in agreement with the
current density needed to translate a DW in in-plane magnetic
anisotropy wires20.
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back and forth past the MTJ as shown by the red dots. (c) RMTJ versus
pulsed V showing reversibility of device 1’s state. In the positive direction
m0HB¼ 3.3mT; in the negative direction m0HB¼  6.2mT. The red dot in
the SEM images is the approximate DW position at high and low RMTJ,
respectively.
17.0
CLK1
(1) (2)
CLK2
CLK3
(3)
16.6
16.2
15.8
15.4
0.5 1 1.5 2 2.5 3 3.5 4 4.5 5
1-μs voltage pulse (V)
0HB = 2 mT
R
M
TJ
 
(Ω
)
(2)
(1)
(3)
Figure 4 | Concatenation. (a) SEM image of one device output connecting
to the inputs of two devices. Voltage pulses are applied to CLK1 with CLK2
and CLK3 grounded. Scale bar, 100mm. (inset) Cartoon of the initial
conﬁgurations of the three devices, with the DWs initialized on the left.
Red signiﬁes magnetized right and grey signiﬁes magnetized left. (b), Plot of
MTJ resistance versus pulsed voltage applied at CLK1, showing one device
can power a switch in two subsequent devices. Here, the error bars
represent the average noise ﬂuctuation in R monitored for each device at
each voltage step.
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Figure 3b shows the reversibility behaviour of device 1. After
initialization in the buffer conﬁguration, at þ 2.9V RMTJ switches
low; reversing H^B we see RMTJ switch high again at  4.8V. HB is
higher on the negative side of the loop since the ﬁeld direction is
less parallel to the DW.
Concatenation behaviour of multiple devices in circuits.
Figure 4a is a SEM image showing three devices concatenated
together, with device 1’s output feeding the input of device 2 and
device 3. The dotted boxes identify devices shown in Fig. 1c. The
initial state is conceptualized in Fig. 4a (inset). After initialization
and m0HB¼ 2.0mT, devices 1 and 2 are in an inverter conﬁg-
uration, and device 3 is a buffer. We then apply 1 ms voltage
pulses to the CLK1 terminal with the CLK2/CLK3 terminals
maintained at ground and all other terminals ﬂoating. Figure 4b
shows RMTJ after each pulse. The output current from device 1
switches both device 2 and device 3, at 4.5 V±0.3V and
4.7V±0.2 V, respectively (range is from three experiment
repeats). The resistance of device 1 remains unchanged because
its DW is initialized on the left side of its wire, and thus we are
able to read device 1 without disturbing its logic state. This
demonstrates that one gate can drive two gates, and that we can
read the state of device 1 and then use that output current as the
input to write devices 2 and 3. We can power more than two gates
by further increasing the voltage pulse amplitude or tuning the
resistance-area product of the MTJ to output higher current.
Figure 5 shows a circuit of three inverters that concatenates
three devices in series. The output of device 3 is fed back into the
input of device 1. We initialize all devices in the inverter
conﬁguration, depicted in Fig. 5a. To drive the logic ﬂow, we
apply sequential voltage pulses to CLK1, CLK2 and then CLK3.
For example, in Step 1, the voltage pulse applied to CLK1 with
CLK2 grounded allows us to read device 1 while writing device 2.
Since the output of device 1 is high (bit 1), the current is high
enough to switch the DW in device 2, changing it from a 1 bit to a
0 bit. In Step 2, Fig. 5b, we apply a voltage pulse to CLK2 with
CLK3 grounded to read device 2 while writing device 3. Since
device 2’s output current is now low (bit 0), the DW in device 3
does not switch and it stays as a bit 1.
Figure 5c shows an SEM image of a fabricated three
inverters circuit, initialized in the inverter conﬁguration with
m0HB¼ 3.0mT. In Fig. 5d, we measure RMTJ as the information
propagates around the circuit. The devices are clocked in
sequence by 4.5-V pulses such that at each stage the data token
is inverted. The voltage amplitude of 4.5 V is optimized for
device 3, such that when device 2 is in the antiparallel state the
DW of device 3 does not switch. To see the inverting operation,
each resistance is normalized to its own RP. The output resistance
at each pulse step oscillates between RP and RAP as we move
around the circuit, showing oscillation between 1 and 0 bits.
Operation is stopped after four steps because additional
propagation requires a reset step to return all DWs to the left
side. We expect that scaled down devices or materials with lower
threshold currents should operate without the need of a bias ﬁeld,
allowing the reset to occur during reading.
In Fig. 6, we model the behaviour of a scaled three-inverter
circuit using a transient micromagnetic/circuit simulation1
to predict scaling, switching energy, and switching delay.
For the micromagnetic simulation, we use the Object-Oriented
Micromagnetic Framework28 model with a current-induced
DW motion extension29. We assume t¼ 2.5 nm, w¼ 15 nm,
wire length 200 nm, TMR¼ 100%, and material properties for
in-plane anisotropy CoFeB (exchange energy 13 10 12 Jm 1,
damping parameter a¼ 0.01, non-adiabatic parameter b¼ 0.05,
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saturation magnetization MS¼ 8 105Am1, and spin
polarization factor P¼ 0.4 (ref. 18)). The simulation inputs
current and outputs the new DW position in the wire. We then
convert the DW position to a new RMTJ value, which we input
into the three-terminal SPICE circuit model30 shown in Fig. 2b.
The circuit model calculates I and V at every node of the circuit,
which we input back into the micromagnetic model. We repeat
this iterative process every 0.05 ns over the timescale of interest.
Figure 6 shows the simulated transient circuit behaviour. The
information ﬂows sequentially, driven by 0.7V, 2-ns clock pulses.
At Step 1 (equivalent to Fig. 5a) we apply VCLK1, shown by the
blue voltage pulse. The DW position versus time plot shows that
the DW of device 2 switches across the device (green curve). At
Step 2 (equivalent to Fig. 5b) we apply VCLK2, shown by the green
voltage pulse. In the DW position versus time plot, the red curve
represents the position of the DW in device 3, and we see that its
DW does not switch at Step 2. This oscillatory behaviour is
repeated in Step 3, Step 4 and so on. The data token is inverted
every stage, meaning that the DW moves in every other device,
for example, device 2 (green), device 1 (blue) and device 3 (red).
The simulated circuit differs from the implementation, however,
because the implementation uses a bias ﬁeld. In the absence of the
bias ﬁeld in the scaled simulation, the logic resets itself during the
read operation. By monitoring the IOUT node in the simulation,
we see it oscillates between high current (bit 1, 32 mA) and low
current (bit 0, 19 mA) depending on the DW position of device 3.
The negative pulses in the current transient occur when current is
ﬂowing backward from the next gate.
Discussion
We have demonstrated the capability of DW-based devices as
logic gates, including inverter, buffer, and circuit operation. The
DW depinning is non-linear with a sharp switching threshold
dVo0.01V, allowing stable 0 and 1 bits below and above the DW
depinning voltage. The gates exhibit gain, one gate can drive two
subsequent gates, and the three-device circuits shows that they
can be cascaded into circuits. The micromagnetic/circuit simula-
tion shows analogous switching behaviour to the experiment in
further scaled devices.
While the information is encoded in the DW position, the
inputs and outputs are current, maintaining compatibility with
conventional ﬁeld-effect transistors. The gate architecture is
simple and adaptable to recent advances in magnetic materials,
allowing an increase in DI/I up to 100–600% and a reduction in
power consumption and JT by 100 . These results show that
magnetic-based logic has a realistic path to implementation, and
may provide the basis for digital systems at the end of the
semiconductor roadmap.
Methods
Fabrication. Thin ﬁlm growth was done using UHV d.c. magnetron sputtering31.
The sample was annealed in situ at 280 C for 30min with MgO exposed to
vacuum to crystalize the CoFeB layer, and ex situ at 300 C for 1 h in a 1-tesla ﬁeld
to set the IrMn exchange bias. Patterning was done using hydrogen silsesquioxane
(HSQ) electron-beam resist and a Raith 150 electron-beam lithography tool. The
pattern was etched into the thin ﬁlm using non-reactive ion beam etching. HSQ
was used as a spin-on insulator to prevent shorting of the device. A further
electron-beam lithography step using polymethyl methacrylate was done to open
holes on top of the three terminals for electrical contact. The darker ellipse on top
of the MTJ in Fig. 1c shows a hole patterned in the SiO2 insulating layer to
electrically contact the MTJ top. Alignment of the hole on top of the MTJ to within
50 nm between two electron-beam lithography steps limited the initial size of the
prototypes. Then Ta (5 nm)/Au (135 nm) electrodes were placed with an additional
electron-beam lithography step.
Resistance and current-driven measurements. For testing, the devices were wire
bonded to a chip carrier and placed in an electromagnet. A signal multiplexer
alternated the device terminal connections between a resistance measuring set-up
and a pulse driving set-up.
In the resistance measuring set-up, a lock-in ampliﬁer performed a four-point
resistance measurement by forcing a sinusoidal voltage (100mV, 6.25Hz
quasi-DC) between one OUT terminal and the IN terminal and sensing the output
voltage between a second OUT terminal and the CLK terminal. The forced current
was known and kept low by a 100 kO ballast resistor connected in series with the
measured resistance.
In the pulse driving set-up, a pulse generator provided the applied current pulse
across the DW track between the IN and CLK terminals.
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